



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/802,977	03/16/2004	Chris Smith	CYPR-CD03005	3922
7590 08/25/2006			EXAMINER	
WAGNER, MURABITO & HAO LLP			TRA, ANH QUAN	
Third Floor			ART UNIT	
Two North Market Street			PAPER NUMBER	
San Jose, CA 95113			2816	

DATE MAILED: 08/25/2006

Please find below and/or attached an Office communication concerning this application or proceeding.



### DETAILED ACTION

This office action is in response to the amendment filed 07/13/06. The rejection in previous office action is maintained.

#### ***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-3, 6, 10, 11, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hara et al (USP 5994937) in view of Kwon (USP 5926045) and Mitsubishi (USP 6031366).

As to claim 1, Hara et al.'s figure 4 shows a timer circuit comprising an output stage (404, 412) coupled to a configurable delay element (402, 406); and a pull-down path (414) coupled to the output stage, the pull-down path coupled to receive a reference signal (Vref) that varies in proportion to temperature (figure 5) and wherein a delay through the timer circuit is inversely proportional to the temperature. The pull down path functions as current source. Thus, figure 4 shows all limitations of claim 1 except for the pull-down path is a variable current source. However, Kwon's figure 2 shows a timer circuit having variable current source 20 coupled to output state 10 for adjusting the slew rate or frequency outputted from the output state 10. Therefore, it would have been obvious to one having ordinary skill in the art to make Hara et al.'s pull-down path to be a variable current source for the purpose of having more flexibility of controlling the delay time of the delay circuit. The modified Hara et al.'s figure 4 fails to show the detail of the modified current source (414. It is noted that the current source 424 is also modified in order to ensure a balance output signal). However, Mitsubishi's figure 3 shows a

Art Unit: 2816

variable current source that compatible with Hara et al.'s pull-down state and having simple structure. Therefore, it would have been obvious to one having ordinary skill in the art to use Mitsubishi's variable current source for Hara et al.'s modified current source (transistor 414) for the purpose of saving cost.

As to claim 2, the modified Hara et al.'s figure 4 shows that the reference signal is derived from a band gap reference circuit (figure 5).

As to claim 3, the modified Hara et al.'s figure 4 shows that the reference signal is a VPTAT voltage signal (col. 4, lines 50-51).

As to claim 6, the modified Hara et al.'s figure 4 shows that the circuit for providing a selectable amount of pull down current comprises a plurality of gated pull-down circuits coupled in parallel wherein each gated pull-down circuit comprises a first switch ( $S_n$ ) having controlled by a respective configuration bit and a series coupled second transistor ( $M_n$ ) having a gate controlled by said reference signal. The modified Hara et al.'s figure 4 fails to shows that the switches  $S_1$ - $S_n$  are transistors. However, transistor using as a switch is well known in the art. It would have been obvious to one having ordinary skill in the art to use transistors for switches  $S_1$ - $S_n$  for the purpose of saving space and cost.

Claims 10 and 11 recite similar limitations of claims above. Therefore, they are rejected for the same reasons.

As to claims 15 and 16, it is seen as an intended use for using the modified Hara et al.'s in a memory circuit.

3. Claims 4, 5, 7-9, 12-14 and 17-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hara et al (USP 5994937) in view of Kwon (USP 5926045) and Mitsuishi (USP 6031366) and Saeki (USP 6388490).

As to claim 4, the modified Hara et al.'s figure 4 fails to show "a plurality of gated capacitors which can be selectively coupled to the output stage via a plurality of corresponding pass gates". However, Saeki's figure 3 shows a plurality of gated capacitors (CAP11-CAP15) which can be selectively coupled to output stage MP01-MN02 via a plurality of corresponding pass gates MN11-MN15 in order to adjust the delay outputted from the output stage. Therefore, it would have been obvious to one having ordinary skill in the art to add Saeki's delay adjusting circuit to Hara et al.'s output stage for the purpose of having more flexibility of controlling the delay of the signal outputted by the output stage.

As to claim 5, the modified Hara et al.'s figure 4 shows that the configurable delay element further comprises a plurality of configuration bits (inputs of Saeki's transistors MN11-MN15) each for controlling a respective pass gate.

As to claim 7, the modified Hara et al.'s figure 4 shows that the circuit for providing a selectable amount of pull down current comprises a plurality of gated pull-down circuits coupled in parallel wherein each gated pull-down circuit comprises a first switch (Sn) having controlled by a respective configuration bit and a series coupled second transistor (Mn) having a gate controlled by said reference signal. The modified Hara et al.'s figure 4 fails to shows that the switches S1-Sn are transistors. However, transistor using as a switch is well known in the art. It would have been obvious to one having ordinary skill in the art to use transistors for switches S1-Sn for the purpose of saving space and cost.

As to claim 8, the modified Hara et al.'s figure 4 shows that the configurable delay element comprises a plurality of gated capacitors which can be selectively coupled to the output stage via a plurality of corresponding pass gates.

Art Unit: 2816

As to claim 9, the modified Hara et al.'s figure 4 shows that the configurable delay element further comprises a plurality of configuration bits each for controlling a respective pass gate.

Claims 12-14 and 17-20 recite similar limitations of claims above. Therefore, they are rejected for the same reasons.

### ***Response to Arguments***

4. Applicant's arguments have been fully considered but they are not persuasive.

Applicant argues that the modified Hara et al.'s figure 4 fails to show a "configurable delay element". The Examiner respectfully disagrees. As noted above, the current source 424 is also replaced by Misuishi's variable current source. Thus, the delay time of delay circuit (404, 406) is configurable by the variable current source 424.

Applicant further argues that the prior arts do not provide suggestion or motivation to combine the references. However, it is not necessary that the cited references or prior art actually suggest expressly or in so many words, the changes or improvements that applicant has made. The test for combining references is what the references as a whole would have suggested to one of ordinary skill in the art. In re Sheckier, 168 USPQ 716 (CCPA 1971) : In re McLaughlin 170 I USPQ 209 (CCPA 1971); In re Young 159 USPQ 725 (CCPA 1968).

Applicant further argues that "combining either the variable current source of Kwon or Mitsuishi would render the delay element of Hara inoperable as it would necessitate removing N-FET 424 and leaving inverter 406 without a path to ground, and therefore, one of ordinary skill in the art would not be motivated to combine the references in the claimed fashion". The Examiner respectfully disagrees. Hara's FETs 424 and 414 are replaced by Mitsuishi's variable current source. Therefore the inverter 406 is still connected to ground via Mitsuishi's variable current source which replaces transistor 424.



Art Unit: 2816

Applicant further argues that Hara's FETs 414 and 424 are tied to ground, and Misuishi's current source is tied to Vss. Therefore, the references teach away from one another. The Examiner respectfully disagrees. Ground potential is also considered as Vss potential. Furthermore, the structure of Misuishi's current source is used to replace Hara's current source, not the supply voltage level.

### ***Conclusion***

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 AM - 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read 'Quan Tra', with a long horizontal flourish extending to the right.

QUAN TRA  
PRIMARY EXAMINER  
ART UNIT 2816

August 18, 2006